Computationally efficient locality-aware interconnection topology for multi-processor system-on-chip (MP-SoC)
نویسندگان
چکیده
This paper evaluates the Triplet Based Architecture, TriBA – a new idea in chip multiprocessor architectures and a class of Direct Interconnection Network (DIN). TriBA consists of a 2D grid of small, programmable processing units, each physically connected to its three neighbors so that advantageous features of group locality can be fully and efficiently utilized. Any communication model can be well characterized by locality properties and, any topology has its intrinsic, structural, locality characteristics. We propose a new criterion in performance evaluation that is based on the concept of locality in an interconnection network, the “lower layer complete connect”. Our proposed criterion depicts how completely a processing node is connected to all its neighbors. TriBA is compared with 2D Mesh and Binary Tree as static interconnection network. The comparison / evaluation is enumerated from three orthogonal view points, viz., computational speed, physical layout and cost. Our analysis concludes that TriBA is computationally efficient interconnection strategy that exploits group locality in processing nodes.
منابع مشابه
A Transparent Approach on 2D Mesh Topology using Routing Algorithms for NoC Architecture
Now days, as per the recent studies, the development of integration technology, System on-Chip (SoC), has large number of transistor. NoC has been proposed as a highly structured and scalable solution to address communication problems in SoC. As the microprocessor industry is moving from single-core to multicore architectures, which require efficient communications processors. Also both SoC and...
متن کاملA variable frequency link for a power-aware network-on-chip (NoC)
Although the technology scaling has enabled designers to integrate a large number of processors onto a single chip realizing chip multi-processor (CMP), problems arising from technology scaling have made power reduction an important design issue. Since interconnection networks dissipate a significant portion of the total system power budget, it is desirable to consider interconnection network’s...
متن کاملCommunication Locality Analysis of Triplet-Based Hierarchical Interconnection Network in Chip Multiprocessor
Interconnection topology inside chip multiprocessor acts as fundamental role in communication locality. Considering compiler optimization data locality has been an inmost hypothesis in the high performance computing. Conversely, data locality sphere has several troubles when its degree of dimension is two or higher. In mesh network of two dimensions, each core is connected with its four neighbo...
متن کاملSynthesis of On-Chip Interconnection Structures: From Point-To-Point Links to Networks-on-Chip
Packet-switched networks-on-chip (NOC) have been advocated as the solution to the challenge of organizing efficient and reliable communication structures among the components of a system-onchip (SOC). A critical issue in designing a NOC is to determine its topology given the set of point-to-point communication requirements among these components. We present a novel approach to on-chip communica...
متن کاملTriplet-based Topology for On-chip Networks
Most CMPs use on-chip network to connect cores and tend to integrate more simple cores on a single die. As the number of cores increases, on-chip network will play an important role in the performance of future CMPs. Due to the tradeoff between the performance and area constraint in on-chip network designs, we propose the use of triplet-based topology in on-chip interconnection networks and dem...
متن کامل